This module introduces students to the digital design techniques used in industry and research. The methods for describing digital systems using the Verilog Hardware Description Language (HDL) are introduced. Student will examine the operation of the MIPS Processor and will also be introduced to Altera’s NIOS-II Processor. The module is assessed via 4 assignments and two class tests. Altera’s Quartus package is used for synthesising the digital systems.